Refine Reset All
Recent Searches
clear
Sort by
Relevance
Date Posted
Job Title
Skills
Location
Job Type
Employer/Recruiter
1 – 2 of 16 jobs
Role and Responsibilities: Scan Insertion, ATPG Pattern generation, Coverage Analysis, Unit delay, Timing simulations, SoC level DFT Activities Skill Requirements: Scan Insertion, ATPG Pattern generation, Coverage Analysis, Unit delay, Timing simulations, SoC level DFT Activities Experience:
Role and Responsibilities: Develop full-custom Analog/RF layouts at block and top level with good understanding of Analog/mixed signal design constraints and adapting to advanced process nodes. Strong expertise in Analog/RF Blocks such as PLL, LNA, mixers,
Recommended jobs for you
