1 – 1 of 7 jobs
Role and Responsibilities: Scan Insertion, ATPG Pattern generation, Coverage Analysis, Unit delay, Timing simulations, SoC level DFT Activities Skill Requirements: Scan Insertion, ATPG Pattern generation, Coverage Analysis, Unit delay, Timing simulations, SoC level DFT Activities Experience:
Recommended jobs for you
