Refine Reset All
Recent Searches
clear
Sort by
Relevance
Date Posted
Location
Job Type
Employer/Recruiter
1 – 2 of 2 jobs
Experience: 3+ Years Location: Bangalore Education: B.Tech/B.E./M.Tech/M.E. in VLSI, Electronics, Electrical Engineering Job Summary: We are looking for a Synthesis Engineer with hands-on experience in Synthesis, PPA Optimization, LEC, CLP, UPF, and timing constraints . The
Formal Verification Engineer Experience : 4 to 12 Years Location : Bangalore Job Description Responsible for developing and executing formal verification strategies for IP and SoC blocks. Write and prove assertions using SystemVerilog Assertions (SVA) or
Recommended jobs for you
